
JVC

SERVICE MANUAL

PORTABL MINIDISC PLAYER

XM-PX5SL





Areas suffix
B U.K. E Continental Europe EN Northern Europe

Contents

Safety Precautions 1-2
Attention when MD pickup is exchanged 1-3
Important for Laser Products 1-4
Disassembly method ····· 1-5
Maintenance of MD pickup 1-9
Procedures of changing the MD pickup 1-9
Adjustment method 1-10
Description of major ICs 1-11~22

Safety Precautions

- 1. This design of this product contains special hardware and many circuits and components specially for safety purposes. For continued protection, no changes should be made to the original design unless authorized in writing by the manufacturer. Replacement parts must be identical to those used in the original circuits. Services should be performed by qualified personnel only.
- 2. Alterations of the design or circuitry of the product should not be made. Any design alterations of the product should not be made. Any design alterations or additions will void the manufacturer's warranty and will further relieve the manufacture of responsibility for personal injury or property damage resulting therefrom.
- 3. Many electrical and mechanical parts in the products have special safety-related characteristics. These characteristics are often not evident from visual inspection nor can the protection afforded by them necessarily be obtained by using replacement components rated for higher voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in the Parts List of Service Manual. Electrical components having such features are identified by shading on the schematics and by (\(\hat{L}\)) on the Parts List in the Service Manual. The use of a substitute replacement which does not have the same safety characteristics as the recommended replacement parts shown in the Parts List of Service Manual may create shock, fire, or other hazards.
- 4. The leads in the products are routed and dressed with ties, clamps, tubings, barriers and the like to be separated from live parts, high temperature parts, moving parts and/or sharp edges for the prevention of electric shock and fire hazard. When service is required, the original lead routing and dress should be observed, and it should be confirmed that they have been returned to normal, after re-assembling.
- 5. Leakage currnet check (Electrical shock hazard testing)


 After re-assembling the product, always perform an isolation check on the exposed metal parts of the product (antenna terminals, knobs, metal cabinet, screw heads, headphone jack, control shafts, etc.) to be sure the product is safe to operate without danger of electrical shock.

 Do not use a line isolation transformer during this check.
 - Plug the AC line cord directly into the AC outlet. Using a "Leakage Current Tester", measure the leakage current from each exposed metal parts of the cabinet, particularly any exposed metal part having a return path to the chassis, to a known good earth ground. Any leakage current must not exceed 0.5mA AC (r.m.s.)
 - Alternate check method

Plug the AC line cord directly into the AC outlet. Use an AC voltmeter having, 1,000 ohms per volt or more sensitivity in the following manner Connect a 1,500 10W resistor paralleled by a 0.15 F AC-type capacitor between an exposed metal part and a known good earth ground. Ω AC VOLTMETER (Having 1000 ohms/volts,

Measure the AC voltage across the resistor with the AC voltmeter.

Move the resistor connection to each exposed metal part, particularly any exposed metal part having a return path to the chassis, and meausre the AC voltage across the resistor. Now, reverse the plug in the AC outlet and repeat each measurement. voltage measured Any must not exceed 0.75 V AC (r.m.s.).



Warning

- 1. This equipment has been designed and manufactured to meet international safety standards.
- 2. It is the legal responsibility of the repairer to ensure that these safety standards are maintained.
- 3. Repairs must be made in accordance with the relevant safety standards.
- 4. It is essential that safety critical components are replaced by approved parts.
- 5. If mains voltage selector is provided, check setting for local voltage.

<u>AUTION</u> Burrs formed during molding may be left over on some parts of the chassis. Therefore, pay attention to such burrs in the case of preforming repair of this system.

Attention when MD pick up is exchanged

1. About the static electricity protection measures

The laser diode in the traverse unit (optical pick up) is easy to be destroyed by clothes and the human body to the electrified static electricity.

Please note the explosion by static electricity when repairing.

2. About the earth processing for the electrostatic destruction prevention

In the equipment which uses an optical pick up (laser diode), an optical pick up is destroyed by the static electricity of the work environment.


Please do the earth processing and work.

1) Earth of work stand

Please pull the conductive material (conductive sheet) or the iron plate to the depository place of the traverse unit (optical pick up), and take the earth to ground.

2) Human body earth

Please use the anti-static wrist strap to exhaust the electrified static electricity to the human body.



3. Handling the optical pick up

- 1) Please return according to a correct procedure based on short processing after exchanging parts.
- 2) Do not use a tester to check the condition of the laser diode in the optical pick up .The tester 's internal power source can easily destroy the laser diode.

4. Attention when unit is disassembled

Please refer to "Disassembling method" for how to detach .

- 1) Please be sure to solder before a flexible wire is removed from connector CN301 on a main printed circuit board as shown in Figure 2.
 - if you removes without soldering the MD picking up assembly might destroy
- 2) When installing , solder in the part of short round should be removed after a flexible wire is connected with CN301






Fig 2

Important for Laser Products

1.CLASS 1 LASER PRODUCT

2.DANGER: Invisible laser radiation when open and inter lock failed or defeated. Avoid direct exposure to beam.

3.CAUTION: There are no serviceable parts inside the Laser Unit. Do not disassemble the Laser Unit. Replace the complete Laser Unit if it malfunctions.

4.CAUTION: The compact disc player uses invisible laserradiation and is equipped with safety switches whichprevent emission of radiation when the drawer is open and the safety interlocks have failed or are de feated. It is dangerous to defeat the safety switches.

5.CAUTION: If safety switches malfunction, the laser is able to function.

6.CAUTION: Use of controls, adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

↑ CAUTION Please use enough caution not to see the beam directly or touch it in case of an adjustment or operation check.

VARNING: Osynlig laserstrålning är denna del är öppnad och spårren är urkopplad. Betrakta ej strålen.

VARO : Avattaessa ja suojalukitus ohitettaessa olet alttiina näkymättömälle lasersäteilylle.Älä katso

säteeseen.


ADVARSEL: Usynlig laserstråling ved åbning, når sikkerhedsafbrydere er ude af funktion. Undgå

udsættelse for stråling.

ADVARSEL: Usynlig laserstråling ved åpning,når

sikkerhetsbryteren er avslott. unngå utsettelse

for stråling.



Disassembly method

■ Removing the MD door ass'y (See Fig.1 and 2)

- 1. Open the door by moving the eject knob.
- 2. Remove the four screws A attaching the MD door assy. Detach the MD door ass'y from the main body.







Fig.1

■ Removing the holder ass'y (See Fig.3 and 4)

- 1. Turn the holder ass'y as shown in Fig.3.
- 2. Pull the side arm (L) marked a outward, then remove. Open the holder ass'y as shown in Fig.4.
- 3. Move the U-shaped notch marked b in the direction of the arrow and release it from the shaft.
- 4. Move the part c inward and pull out the holder ass'y from the shaft.











Fig.4

■ Removing the chassis ass'y (See Fig.5 and 6)

- Remove the two screws B and the one screw C attaching the chassis assy. Remove the one screw D attaching the jack cover.
- 2. Open the battery lid and release the tab d from the battery contact. Pull out the battery lid.
- 3. Remove the one screw E attaching the arm (L).
- 4. Remove the chassis ass'y and the arm (L) while releasing them from the headphone jack on the bottom case.

■ Removing the main P.W. board and the battery holder(See Fig.7 and 8)

- 1. Use a soldering bit provided with ground to solder or unsolder the short round.
- 2. Ground the set and the P.W.board. The voltage level of the ground should be equal to that of the soldering bit.
- 3. Prevent static electricity using an earth band, etc.
- 4. Solder the short round of the pickup FRC for short circuit.
- 5. Disconnect the flexible wires from the connector CN301 and CN801 on the main P.W.Board.
- 6. Remove the one screw F attaching the main P.W.board. Remove the main P.W.board and the battery holder, then reverse them.
- 7. Disconnect the flexible wire from connector CN601 on the main P.W.board.
- 8. Unsolder the soldered joint of the main P.W.board and the battery holder P.W.board.






Fig.5




Fig.6




Fig.7

<Removal of the MD mechanism>

■ Removing the spindle motor(See Fig.9)

- Unsolder the part d of the flexible wire extending from the underside of the chassis ass'y to the spindle motor. At this time, do not spill flux on the gear and others.
- 2. Remove the three screws F attaching the spindle motor and detach it from the chassis ass'y.

■ Removing the pickup unit(See Fig.9)

- 1. Remove the slit washer and the worm gear from the underside of the chassis ass'y.
- 2. Remove the screw G attaching the shaft holder, then detach the shaft.
- 3. Pull out the part f and g in the directions of the arrows to remove the pickup unit and the lead screw.

■ Removing the pickup(See Fig.10 and 11)

- 1. Remove the screw H attaching the lead spring, then detach the lead spring.
- 2. Pull out the shaft from the pickup.

ATTENTION: When handling the pickup unit, touch the parts marked in Fig.11 only.




Fig.9




Fig.10




Fig.11

■ Removing the feed motor(See Fig.12)

- 1. Peel off the part h of the flexible wire on the underside of the feed motor.
- 2. Unsolder the solder joint j connecting the flexible wire to the feed motor.
- 3. Peel off the part i of the flexible wire.
- 4. Remove the two screws I attaching the feed motor on the upper side of the chassis ass'y.

ATTENTION: When reassembling, reattach the flexible wire with an adhesive tape and solder the appropriate part.

■Removing the SW P.W.B ass'y (See Fig.13)

- 1. Remove the SW P.W.B ass'y attached to the side of the chassis ass'y with the double-sided tape.
- 2. When reassembling, reattach the SW P.W.B ass'y with an adhesive tape as before.




Fig.12




Fig.13


Maintenance of MD pickup

- 1. Cleaning of pickup lens
- (1) Prior to changing the pickup, clean the pickup lens.
- (2) For cleaning the lens, use the following cotton swab after mearsing it in alcohol.

Product No. JCB-B4; Manufacturer; Nippon Cotton Swab

- Confirmation of the service life of laser diode when the service life of the laser diode has been exhausted, the following symptoms will appear.
 - (1) The RF output (EFM output and eye pattern amplitude) will become lower.
 - (2) The drive current required for light emitting of laser diode will be increased.


Confirm the service life according to the following flow chart:



3. Method of measuring the drive current of laser diode

When the voltage measured at the both side of carbon resistor R301 on the MD servo P.C. board (LVB20008) have become 12.1mV or over, the service life of the laser diode is judged to have been exhausted.

Procedures of changing the MD pickup



Be sure to perform not only adjustment and operation of this system so carefully as not to directly look at the laser beam or touch on the body.


4. About Semi-solid state resistor of pick up

This is adjusted in the maker of pick up . Be careful please not to touch pick up .

Adjustment method

Test mode setting method

Press < PLAY MODE + DISPLAY + BASS > and < PLAY >key together more than 3sec. at power off condition. < VOL− > → next item .< VOL+ >before item.



Description of major ICs

■ CXD2661GA-1 (IC351) : DSP 1.Pin Layout

\bigcirc)(143)(33)(30)	29 22 21 2	0 17 14 (9 8 (7	7 5 0
\bigcirc	35 34 31 (27 23 24	19 (16)	13 (10) (6	3 4
39 38)(147)(36)(32)(28 26 25	18 (15)(12 (11)	1)(2)(3)
41 (40	144)				140 (141) (142)
43 (42) (37)				136 138 139
44 (45) 46)				134 (135) (137)
49 48) 47)				131 132 133
52 (51) (50)				128 (129 (130)
54 (55) (53)	CXD2661	GA-1 TOP \	/IEW	125 (127) (126)
58 57) (56)				122 123 124
61 60) (59)				119 (120 (121)
62 63) 64)				115 (117 (118)
65 66) 68)				113 (114) (116)
69 67	146				108 (111) (112)
71 (70	73 76	78 82 85 8	8 92 96	97 (100 (10	03 (109 (110
ÓČ	72 74 77	80 83 86 8	9 91 95 (98) (102) (10	04) 106)
ÓČ) (145) (75) (79) (81 84 87 9	93 94 (99 (101) (10	05) (107)

2.Function

Pin Note	
1 VDCO - VDD for internal logic (1.8V) 2 MNT0 I/O Monitor input/output 3 MNT1 O Monitor output 4 MNT2 O Monitor output 5 MNT3 O Monitor output 6 SWDT I Microcomputer serial bus data writing input 7 SCLK I Microcomputer serial bus clock input 8 XLAT I Microcomputer serial bus latch input 9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output, PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
2 MNT0 I/O Monitor input/output 3 MNT1 O Monitor output 4 MNT2 O Monitor output 5 MNT3 O Monitor output 6 SWDT I Microcomputer serial bus data writing input 7 SCLK I Microcomputer serial bus clock input 8 XLAT I Microcomputer serial bus latch input 9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output, PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit output	
3 MNT1 O Monitor output 4 MNT2 O Monitor output 5 MNT3 O Monitor output 6 SWDT I Microcomputer serial bus data writing input 7 SCLK I Microcomputer serial bus clock input 8 XLAT I Microcomputer serial bus latch input 9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit output	
4 MNT2 O Monitor output 5 MNT3 O Monitor output 6 SWDT I Microcomputer serial bus data writing input 7 SCLK I Microcomputer serial bus clock input 8 XLAT I Microcomputer serial bus latch input 9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
6 SWDT I Microcomputer serial bus data writing input 7 SCLK I Microcomputer serial bus clock input 8 XLAT I Microcomputer serial bus latch input 9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit output	
6 SWDT I Microcomputer serial bus data writing input 7 SCLK I Microcomputer serial bus clock input 8 XLAT I Microcomputer serial bus latch input 9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit output	
8 XLAT I Microcomputer serial bus latch input 9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
9 VSCO - GND for internal logic (1.8V) 10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
10 SRDT O Microcomputer serial bus data reading output 11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output, PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
11 SENS O An internal state output to the address of the microcomputer seriall bus. 12 XRST I Resets input "L"=reset 13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
12 XRST	
13 SQSY O PTGR=0 : ADIP sync output,PTGR=1 : DISC SUB-Q sync output 14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
14 MTFLGL O Lch 0 data detection flag output 15 TST1 I Test terminal "L" 16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
15	
16 XINT O Interrupt status output 17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
17 TST2 I Test terminal "L" 18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
18 VDIOSC - Vdd for OSC cell (2.4V) 19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
19 OSCI I X 'tal oscillation circuit input 20 OSCO O X 'tal oscillation circuit output	
20 OSCO O X 'tal oscillation circuit output	
0.10 (0.00 !!	
21 VSIOSC - GND for OSC cell	
22 DAVSSL - Build in DAC GND (Lch)	
23 VREFL O Built-in DAC VREF (Lch)	
24 AOUTL O Built-in DAC Lch output	
25 DAVDDL - Built-in DAC VDD (Lch 2.4V)	
26 DAVDDR - Built-in DAC VDD (Lch 2.4V)	
27 AOUTR O Built-in DAC Rch output	
28 VREFR O Built-in DAC VREF (Rch)	
29 DAVSSR - Built-inDAC GND (Rch)	
30 VSC1 - GND for internal logic	
31 TST9 I Test terminal "H"	
32 TST3 I Test terminal "L"	
33 TST4 I Test terminal "L"	
34 DOUT O Digital audio output	
35 NC - OPEN	

2.Function(2)


Din			
Pin NO.	Symbol	I/O	Function
	VDC1	-	VDD for internal logic. (1.8V)
	VDC2	-	VDD for internal logic. (1.8V)
	DATA1	<u> </u>	External audio data input terminal to internal DAC
	TST5		Test terminal "L" Test terminal "L"
	TST6 TST7	<u> </u>	Test terminal "L" Test terminal "L"
-	DADT	0	Data output to external D/A converter
-	LRCK	0	LR clock for external D/A converter (44.1kHz)
-	VSC2	-	GND for internal logic. (1.8V)
-	XBCK	0	Bit clock for external D/A converter (2.8224MHz)
46	F256	0	11.2896MHz clock output (X'tal)
	A03	0	Address output for external DRAM When external DRAM is not used, OPEN.
-	A04	0	Address output for external DRAM When external DRAM is not used, OPEN.
-	A02	0	Address output for external DRAM When external DRAM is not used, OPEN.
-	A05	0	Address output for external DRAM When external DRAM is not used, OPEN.
-	A01 A06	0	Address output for external DRAM When external DRAM is not used, OPEN. Address output for external DRAM When external DRAM is not used, OPEN. When external DRAM is not used, OPEN.
-	VDIO1	-	VDD for I/O cell (2.4V)
-	VSIO1	-	GND for I/O cell
-	A00	0	Address output for external DRAM When external DRAM is not used, OPEN.
-	A07	0	Address output for external DRAM When external DRAM is not used, OPEN.
-	A10	0	Address output for external DRAM When external DRAM is not used, OPEN.
	A08	0	Address output for external DRAM When external DRAM is not used, OPEN.
-	A09	0	Address output for external DRAM When external DRAM is not used, OPEN.
	XRAS	0	RAS output for external DRAM When external DRAM is not used, OPEN.
	IXOE	0	Open
	IXWE	0	Open When external DRAM is not used OPEN
-	XCAS	0	CAS output for external DRAM When external DRAM is not used, OPEN. When external DRAM is not used, OPEN.
-	D1 D2	1/0	Data I/O for external DRAM When external DRAM is not used, OPEN. Data I/O for external DRAM When external DRAM is not used, OPEN.
	D0	1/0	Data I/O for external DRAM When external DRAM is not used, OPEN.
-	D3	1/0	Data I/O for external DRAM When external DRAM is not used, OPEN.
-	VDC3	-	VDD for 1.8V internal logic
	VSC3	-	VSS for 1.8V internal logic
-	A11	0	Open
71	XOE	0	Output enable output for external DRAM When external DRAM is not used, OPEN.
72	XWE	0	Write enable output for external DRAM When external DRAM is not used, OPEN.
-	MVCI	ı	Clock input from external VCO
	ASYO	0	Playback EFM binarization signal output
175	ASYI	I	Playback EFM comparator slice level input
76	AVD1	1	Analog power supply (2.4V)
76 77	BIAS	ı	Playback EFM comparator bias current input
76 77 78	BIAS RFI	I	Playback EFM comparator bias current input Playback EFM RF signal input
76 77 78 79	BIAS RFI AVS1	 -	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND
76 77 78 79 80	BIAS RFI AVS1 PCO	- 0	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL
76 77 78 79 80 81	BIAS RFI AVS1 PCO FILI	 -	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL
76 77 78 79 80 81 82	BIAS RFI AVS1 PCO FILI FILO	- - 0 -	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL
76 77 78 79 80 81 82 83	BIAS RFI AVS1 PCO FILI	- - 0 -	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL
76 77 78 79 80 81 82 83 84 85	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM	- - 0 - 0	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal
76 77 78 79 80 81 82 83 84 85 86	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD	- - 0 - 0	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR)
76 77 78 79 80 81 82 83 84 85 86 87	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE	- - 0 - 0	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR)
76 77 78 79 80 81 82 83 84 85 86 87 88	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1	- - 0 - 0	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply)
76 77 78 79 80 81 82 83 84 85 86 87 88	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC	- O - O	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR)
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO	- - 0 - - - - - - - -	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT	- - 0 - 0 - - - - - - - -	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V)
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2	- - 0 - 0 - - - - - - - -	Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND
76 77 78 79 80 81 82 83 84 85 86 87 88 90 91 92 93 94	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog gower supply (2.4V) Analog GND A/D converter operation range lower bound voltage input
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR)
76 77 78 79 80 81 82 83 84 85 86 87 88 90 91 92 93 94 95 96 97	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR)
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADFG		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR) Connects with an analog power supply of low impedance
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADFG VDIO2		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR) Connects with an analog power supply of low impedance Error signal input for laser digital APC (From CXA2523AR) ADIP binary-coded FM signal input (22.05±1kHz) (From CXA2523) VDD for I/O (2.4V)
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADFG VDIO2 VSIO2		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR) Connects with an analog power supply of low impedance Error signal input for laser digital APC (From CXA2523AR) ADIP binary-coded FM signal input (22.05±1kHz) (From CXA2523) VDS for I/O (2.4V) VSS for I/O (2.4V)
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADFG VDIO2 VSIO2 FOCONT		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Beak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR) Connects with an analog power supply of low impedance Error signal input for laser digital APC (From CXA2523AR) ADIP binary-coded FM signal input (22.05±1kHz) (From CXA2523) VDD for I/O (2.4V) Filter cutting off control output of CXA2523
76 77 78 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADCH ADCH ADCH ADCH ADCH ADCH ADCH ADC		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal (From CXA2523AR) Bottom holding input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR) Connects with an analog power supply of low impedance Error signal input for laser digital APC (From CXA2523AR) ADIP binary-coded FM signal input (22.05±1kHz) (From CXA2523) VDD for I/O (2.4V) Filter cutting off control output of CXA2523 Latch output for CXA2523 control
76 77 78 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADFG VDIO2 VSIO2 FOCONT XLRF CKRF		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR) Connects with an analog power supply of low impedance Error signal input for laser digital APC (From CXA2523AR) ADIP binary-coded FM signal input (22.05±1kHz) (From CXA2523) VDD for I/O (2.4V) VSS for I/O (2.4V) Filter cutting off control output of CXA2523 Latch output for CXA2523 control Clock output for CXA2523 control
76 77 78 80 81 82 83 84 85 86 87 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADFG VDIO2 VSIO2 FOCONT XLRF CKRF DTRF		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Middle point voltage input (From CXA2523AR) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Connects with an analog power supply of low impedance Error signal input for laser digital APC (From CXA2523AR) ADIP binary-coded FM signal input (22.05±1kHz) (From CXA2523) VDD for I/O (2.4V) VSS for I/O (2.4V) Fiter cutting off control output of CXA2523 Latch output for CXA2523 control Data output for CXA2523 control
76 77 78 80 81 82 83 84 85 86 87 88 90 91 92 93 94 95 96 97 98 99 100 101 102 102 103 104 105 106 106 106 106 106 106 106 106 106 106	BIAS RFI AVS1 PCO FILI FILO CLTV PEAK BOTM ABCD FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC ADFG VDIO2 VSIO2 FOCONT XLRF CKRF		Playback EFM comparator bias current input Playback EFM RF signal input Analog GND Phase comparison output for playback EFM system mastering PLL Filter input for playback EFM system mastering PLL Filter output for playback EFM system mastering PLL Internal VCO control voltage input for playback EFM system mastering PLL Peak holding input of optical amount signal (From CXA2523AR) Bottom holding input of optical amount signal Optical amount signal input (From CXA2523AR) Focus error signal input (From CXA2523AR) Assistance A/D input (when not using .connect to analog power supply) Middle point voltage input (From CXA2523AR) Open A/D converter operation range upper bound voltage input Analog power supply (2.4V) Analog GND A/D converter operation range lower bound voltage input SLED error input (From CXA2523AR) Tracking error input (From CXA2523AR) Connects with an analog power supply of low impedance Error signal input for laser digital APC (From CXA2523AR) ADIP binary-coded FM signal input (22.05±1kHz) (From CXA2523) VDD for I/O (2.4V) VSS for I/O (2.4V) Filter cutting off control output of CXA2523 Latch output for CXA2523 control Clock output for CXA2523 control

2.Function (3)

Pin			
NO.	Symbol	I/O	Function
108	VDC4		VDD for internal logic (1.8V)
109	TRDR	0	Tracking servo drive PWM output (-)
110	TFDR	0	Tracking servo drive PWM output (+)
111	FFDR	0	Focus servo drive PWM output (+)
112	FRDR	0	Focus servo drive PWM output (-)
113	FS4	0	176.4KHZ clock output (X 'tal)
114	SRDR	0	SLED servo drive PWM output (-)
115	SFDR	0	SLED servo drive PWM output (+)
116	VSC4	-	GND for internal logic
117	SPRD	0	Spindle servo drive output (PWM - or polarity)
118	SPFD	0	Spindle servo drive output (PWM + or PWM absolute value)
119	FGIN	ı	FG input for spindle CAV servo
120	TESTI	ı	Test input. Connects to GND.
121	TEST2	ı	Test input. Connects to GND.
122	TEST3	ı	Test input. Connects to GND.
123	MTFLGR	0	Rch 0 data detection flag output
124	SPVS	0	Brush less spindle moter Absolute value PWM output
125	VDIO3	-	VDD for I/O cell (2.4V)
126	VSIO3	-	VSS for I/O cell
127	SPDU	0	Brush less spindle moter three phases drive logic output. (U) When not using , open.
128	SPDV	0	Brush less spindle moter three phases drive logic output. (V) When not using , open.
129	SPDW	0	Brush less spindle moter three phases drive logic output. (W) When not using , open.
130	SPCU	ı	Brush less spindle moter drive comparate input. (U) When not using, connects to GND.
131	SPCV	ı	Brush less spindle moter drive comparate input. (V) When not using, connects to GND.
132	SPCW	ı	Brush less spindle moter drive comparate input. (W) When not using, connects to GND.
133	SLDU	0	Brush less SLED moter three phases drive logic output.(U) Two phases drive logic outpu(1+)
134	SLDV	0	Brush less SLED moter three phases drive logic output.(V) Two phases drive logic outpu(1-)
135	SLDW	0	Brush less SLED moter three phases drive logic output.(W) Two phases drive logic outpu(2+)
136	VDC5	-	VDD for internal logic. (1.8V)
137	VSC5	-	GND for internal logic.
138	SLCU	ı	Brush less SLED moter three phases drive comparate input.(U) Two phases drive comparate input.(1)
139	SLCV	ı	Brush less SLED moter three phases drive comparate input.(V) Two phases drive comparate input.(2)
140	SLCW	I/O	Brush less SLED moter three phases drive comparate input.(W) SLED two phases drive logic outpu(2-)
141	SLVS	0	Brush less SLED moter absolute value PWM output. When not using , open.
142	BYPS	0	Brush less SLED moter supplementary output.
	DVSS0	-	GND for built-in 16 M bits DRAM
	DVDDO	-	VDD for built-in 16 M bits DRAM. (2.4V)
145	DVSS1	-	GND for built-in 16 M bits DRAM.
	DVDD1	-	VDD for built-in 16 M bits DRAM. (2.4V)
147	TST8	-	OPEN


TC7S08FU-X (IC2): 2Input and Gate

1.Pin Layout and Block Diagram



2. Function Truth Table

Α	В	Υ
L	L	L
L	L	L
Н	L	L
Н	Н	Н





2.Function

Pin No.	Symbol	I/O	Function
1	I	ı	I-V converted RF signal I input
2	J	ı	I-V converted RF signal j input
3	VC	0	Vcc/2voltage output
4	Α	I	A current input for main beam servo signal
5	В	ı	B current input for main beam servo signal
6	С	ı	C current input for main beam servo signal.
7	D	ı	D current input for main beam servo signal.
8	Е	ı	E current input for main beam servo signal.
9	F	I	F current input for main beam servo signal.
10	PD	I	Reflection light quantity monitor signal input.
11	APC	0	Laser APC output.
12	APCREF	I	Reference voltage input for laser power intensity setting.
13	GND	-	GND.
14	OPOUT	0	User operational amplifier output.
15	OPIN	I	20dB operational amplifier input.
16	SWDT	I	Data input for microcomputer serial interface.
17	SCLK	I	Shift clock input for microcomputer serial interface.
18	XLAT	ı	Latch input for microcomputer serial interface .On when low.
19	XSTBY	I	Standby setting .Normal operation when high.standby when low.
20	FOCNT	I	Internal current source setting.
21	VREF	0	Reference voltage output.
22	EQADJ	I/O	EQ center frequency setting.
23	3TADJ	I/O	BPF3T center frequency setting.
24	Vcc	I/O	Power supply.

Pin No.	Symbol	I/O	Function
25	WBLADJ	I/O	BPF22 center frequency setting.
26	TE	0	Tracking error signal output.
27	CSLED	0	Sled error signal LPF capacitor connection.
28	SE	0	Sled error signal output.
29	ADFM	0	ADIP FM signal output.
30	ADIN	ı	ADIP signal comparator input.
31	ADAGC	-	ADIPAGC capacitor connection.
32	ADFG	0	ADIP binary signal output.
33	AUX	0	I3 output signal output. Switched by the serial command.
34	FE	0	Focus error signal output
35	ABCD	0	Reflection light quantity signal output for main beam servo detector.
36	вотм	0	RF/ABCD bottom hold signal output.
37	PEAK	0	RF/ABCD Peak holding signal output
38	RF	0	RF equalizer output.
39	RFAGC	-	RFAGC capacitor connection.
40	AGCI	I	RF AGC input.
41	NC	-	No connected.
42	NC	-	No connected.
43	ADDC	I/O	ADIP amp feedback circuit capacitor connection.
44	NC	-	No connected.
45	TG	I	Tracking gain setting terminal
46	RFO	0	RF amplifier output. This is used as the eye pattern checkpoint.
47	MORFI	ı	GROOVE RF signal AC coupled input.
48	MORFO	0	GROOVE RF signal output.


■ CXA8069M (IC450) : Sensorless moter driver





Pin no.	Symbol	Function	Pin no.	Symbol	Function
1	NC		25	VCOIN	For controlling frequency of VCO
2	RF	For monitoring motor current	26	CLOCK	For CLOCK signal monitor
3	VS	For supplying the voltage to the power stage	27	GND	
4	NC		28	CF	For sample and hold circuit to mesasure motor current
5	CPC1	For connecting to the first charge pump capacitor	29	OSC	For oscillating sawtooth PWM
6	CP1	For connecting to the first charge pump capacitor	30	SLOPE	For oscillating sawtooth for soft-switching
7	CPC2	For connecting to the second charge pump capacitor	31	MCLOCK	
8	CP2	For connecting to the second charge pump capacitor	32	VCC	For supplying the voltage except the power section
9	CPOUT	For connecting to the third charge pump capacitor	33	NC	
10	GND	For GND except the power section	34	VS	For supplying the voltage to the power stage
11	S/S	For start and stop	35	RF	For monitoring motor current
12	BRAKE	For brake	36	NC	
13	VCONT	For controlling velocity	37	RESET	For resetting register
14	VCREF	For reference to control velocity	38	WIN	For sensing back electro magnetic force of coils
15	FG	For FG output	39	WOUT	For output
16	FG2	For FG output of dividing Pin15 signal by 2	40	NC	
17	FC	For control amp phase compensation	41	VIN	For sensing back electro magnetic force of coils
18	VCO	For setting oscilation frequency of VCO	42	VOUT	For output
19	RMAX	For setting max.frequency of VCO	43	NC	
20	RMIN	For setting min.frequency of VCO	44	NC	
21	COMF	For shaping waveform of motor voltage	45	UIN	For sensing back electro magnetic force of coils
22	WF	For shaping waveform of motor voltage	46	UOUT	For output
23	VF	For shaping waveform of motor voltage	47	COM	For the common voltage sensing
24	UF	For shaping waveform of motor voltage	48	PGND	For the GND for power stage guarding


■ AK93C45BH-W(IC502 IC503):1024 bits EEPROM



2.Pin Functions

Symbol	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vcc	Power Supply
GND	Ground
NC	Non connection


3.Block Daiagram



■MPC17A39DTB-X (IC400): 4ch Bridge driver

1. Pin layout






3. Pin function


Pin No.	Symbol	Function
1	AGND	DC/DC converter circuit ground terminal
2	CLK	External clock input terminal
3	PS	Standby mode control terminal
4	OE	Output enable terminal
5	VD1	Driver power supply terminal
6	FO1	Driver output terminal
7	PGND	Power ground terminal
8	RO1	Driver output terminal
9	VD1	Driver power supply terminal
10	VD2	Driver power supply terminal
11	RO2	Driver output terminal
12	PGND	Power ground terminal
13	FO2	Driver output terminal
14	VD2	Driver power supply terminal
15	RI1	Channel 1 control signal input terminal
16	FI1	Channel 1 control signal input terminal
17	FI2	Channel 2 control signal input terminal
18	RI2	Channel 2 control signal input terminal
19	RI4	Channel 4 control signal input terminal
20	FI4	Channel 4 control signal input terminal
21	FI3	Channel 3 control signal input terminal
22	RI3	Channel 3 control signal input terminal
23	VD4	Driver output terminal
24	FO4	Driver output terminal
25	PGND	Power ground terminal
26	RO4	Power ground terminal
27	VD4	Driver power supply terminal
28	VD3	Driver power supply terminal
29	RO3	Driver output terminal
30	PGND	power ground terminal
31	FO3	Driver output terminal
32	VD3	Driver power supply terminal
33	GND	Control circuit ground terminal
34	LG	DC/DC converter increased voltage inductance or diode connect terminal
35	VC	Control circuit power supply terminal
36	VG	Pre-driver circuit power supply terminal

■ JCV8002-W(IC601) : Head phone amp

1. Pin Layout



2. Block diagram




3. Pin function

Pin no.	Symbol	FUNCTION
1	VCC2	V _{CC2} (+B) in power amplifier output section
2	OUTA	Power amplifier output
3	PWR GND	GND in power amplifier output section
4	OUTB	Power amplifier output
5	DET	Smoothness of level detection of boost AGC
6	AGC IN	BST amplifier input signal level variable control by input lever to boost AGC input terminal
7	BST OUT	Output terminal of BST amplifier2
8	BST NF2	Terminal NF of BST amplifier2
9	LPF ₂	Output BST amplifier1
10	BST NF ₁	NF of BST amplifier1
11	ADD IN	ADD amplifier input
12	Vref	Reference voltage output
13	VrefIN	Reference voltage input
14	GND	Ground
15	BEEP IN	Beep input terminal
16	BST SW	Beep output terminal
17	MT SW	Mute switch input
18	PW SW	Power On/OFF switch input
19	MT TC	Mute smoothing Power mute switch
20	V _{CC1}	Main parts V _{CC}
21	IN B	Power amplifier input
22	IN A	Power amplifier input
23	BEEP OUT B	Beep output terminal
24	BEEP OUT A	Beep output terminal

■ UPD784225GK-605(IC501) : CUP

1.Pin layout




2.Function


Pin NO.	Symbol	Function	Pin NO.	Symbol	Function	
1	ANI5	Connect to GND	41		No connected	
2	ANI6	Connect to GND	42		No connected	
3	SPSEL	No connected	43		No connected	
4	AVSS	Connect to GND	44	-	Test terminal	
5	ACB	Test terminal	45	-	Test terminal	
6	-	No connected	46	-	No connected	
7	AVREF1	Standard voltage for analog	47	RFVCTL	Test terminal	
8	RMRX	Remote control data input terminal	48	PSAVE	No connected	
9	RMTX	Remote control data output terminal	49	RPON	RP ON signal output terminal	
10	-	No connected	50	DPON	DP ON signal output terminal	
11	SRDT	Serial data reading input	51	REMOFF	Remote control OFF signal output terminal	
12	SWDT	Serial data writing input	52	CS2	Chip select 2	
13	SCLK	Serial bus clock output	53	SCL	Serial clock signal output terminal	
14	-	No connected	54	DI	Data output terminal	
15	BEEP	BEEP output	55	CS1	Chip select 1	
16	PSW	Power ON/OFFoutput terminal	56	MNT0	Monitor 0 input terminal	
17	MONDATA	Test terminal	57	MNT3	Monitor 3 input terminal	
18	MONCLK	Test terminal	58	SENS	DSP internal state input terminal	
19	XRST2	Standby setting output terminal	59	DO	Data input terminal	
20	TG	Tracking gain setting terminal	60	RESET	Reset signal input terminal	
21	-	No connected	61	XINT	Interrupt status input terminal	
22	-	No connected	62	SQSY	Sync input terminal	
23	XRST	Reset signal output	63	-	No connected	
24	XLAT	Serial bus latch output	64	RPLY	Remote control play detection terminal	
25	LVCTL	LSI Power supply control signal output	65	DOOR	Door open/close detection terminal	
26	LDON	Laser diode ON signal output terminal	66	PLAYKEY	PLAY key detection terminal	
27	RFOFF	RF OFF signal output terminal	67	VSS0	Connect to GND	
28	SLOFF	SLED OFF signal output terminal	68	VDD1	Standard voltage terminal	
29	-	No connected	69	X2	Connect to crystal oscillation	
30	MUTE	Mute signal output terminal	70	X1	Connect to crystal oscillation	
31	POWER	No connected	71	VPP	Test terminal	
32	DIR	Test terminal	72	XT2	No connected	
33	DSS1	Connects to GND	73	XT1	Connect to GND	
34	PS	Standby mode output terminal	74	VDD0	Connect to GND	
35	SS	Start/Stop output terminal	75	AVD0	Standard voltage terminal	
36	MON1	Test terminal	76	KEY	Remote control stop key detection terminal	
37	MON2	Test terminal	77	BATTERY	Battery voltage detection terminal	
38	MONXLAT	Test terminal	78	TEMP	Connect to temperature detector	
39	-	No connected	79	ANI3	Connect to GND	
40	-	No connected	80	ANI4	Connect to GND	

S-80822ANNP-W (IC504): Reset switch

1.Pin layout




2.Block Daiagram



■ XC6367B101M-X (IC461 IC901 IC921 IC941): Regulator


1.Pin Layout





Pin NO.	Symbol	Function				
1	FB	Output voltage feed back input				
2	VDD	Power supply				
3	CE	Chip enable				
4	GND	Ground				
5	EXT	External transistor connection				

3.Block Diagram



< MEMO >

XM-PX5SL



AUDIO & COMMUNICATION BUSINESS DIVISION

 $PERSONAL\ \&\ MOBILE\ NETWORK\ B.U.\ 10-1, 1 chome, Ohwatari-machi, Maebashi-city, 371-8543, Japan$

